Configurable M-Factor Vlsi Dvb-S2 Ldpc Decoder Architecture with Optimized Memory Tiling Design

AuthID
 P-002-G6A
5
Author(s)
Cacheira, J
Tipo de Documento
Article
Year published
2012
Publicado
in EURASIP JOURNAL ON WIRELESS COMMUNICATIONS AND NETWORKING, ISSN: 1687-1499
Volume: 2012, Número: 1, Páginas: 98 (16)
Indexing
Wos®
Scopus®
Dblp®/pt/publications/view/82122
Crossref®4
Google Scholar®
Publication Identifiers
DBLP: journals/ejwcn/FernandesGSSC12
SCOPUS: 2-s2.0-84872838646
Wos: WOS:000305958800001
Source Identifiers
ISSN: 1687-1499
Export Publication Metadata
Lista Marked
 Adicionar à lista Marked
Info
At this moment we don't have any links to full text documens.

Um espaço para investigadores e suas Instituições

Links Úteis

Ajuda

© 2024 CRACS & Inesc TEC - All Rights Reserved Política de Privacidade | Terms of Service