Defect-Oriented Verilog Fault Simulation of Soc Macros Using a Stratified Fault Sampling Technique

AuthID
P-001-6CX
Tipo de Documento
Proceedings Paper
Year published
1999
Publicado
in 17TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS in IEEE VLSI Test Symposium, ISSN: 1093-0167
Páginas: 326-332 (3)
Conference
17Th Ieee Very Large Scale Intergration Test Symposium, Date: APR 25-29, 1999, Location: DANA POINT, CA, Patrocinadores: IEEE, Comp Soc, Tech Comm Test Technol
Indexing
Publication Identifiers
SCOPUS: 2-s2.0-0032659637
Wos: WOS:000081779300044
Source Identifiers
ISSN: 1093-0167
Export Publication Metadata
Info
At this moment we don't have any links to full text documens.